ON THE EXTRAPOLATION OF ACCELERATED STRESS CONDITIONS TO NORMAL STRESS CONDITIONS OF GERMANIUM TRANSISTORS

Introduction
The increased demand for high reliability devices has created the necessity of using large samples of devices exposed to long term stresses so that reliable failure rate data may be generated.
As a result, the application of accelerated stress conditions has been proposed as a means of accumulating failure rate data.
Accelerated life testing has the advantage of shorter stress time using small samples.
A method of accelerated testing was proposed by Peck and (2 3) further studied by Howard and Dodson. ' By their step stress technique a small sample of transistors or diodes is subjected to temperature or power in excess of rated temperature or power in steps of increasing magnitude while time under stress is held constant. Early failures are then forced. A plot of log failure rate vs. reciprocal temperature was shown to give a straight line.
Extrapolation of the line to a given stress condition within the rating of the device will hopefully give the failure rate at that stress. This technique would certainly be valid if the predominant mechanism causing failure or parameter change at the accelerated stress is identical or a least similar in behavior and dependancy to the predominant mechanism causing failure or parameter change within rated stress. This assumption must be critically viewed before failure rate data generated by the step stress method can be accepted as a realistic prediction.
. Parameter Changes During Normal Stress
Normal stressing is defined as subjecting transistors to temperature, voltage and power equal to or less than the rated temperature, voltage and power conditions of the transistor.
The primary parameter changes of germanium transistors during (4) normal stressing have been previously reported and will be briefly reviewed.
'''Superscript numerals refer to similarly numbered documents in the list of references. In addition to the parameter changes described above, it was also observed that the rate of parameter degradation depended strongly on stabilization bake temperature. The direction of parameter change indicates that the surface becomes more inverted during accelerated temperature stress Using only the data generated by the test described in Table I , a fit to Eq. 1 was attempted. The best fit found was 
11
If care was not taken in the measurement of 15V L-,-,-,^, the L^iDVj extremely high reverse junction currents (in the order of milliamps at 15V) which developed during the very high temperature baking were sufficient to cause damage. For this reason, only h^-., was measured during the test described in Table II. Lots 4, 5 and 6 of Table II show that, when temperature is constant and time is varied, a good fit to the theoretical curve is established. The 150 hour reading of lot 4 was not plotted since the oven temperature increased from 225 C to 280 C for 28 hours during the last 72 hour interval. However, it was interesting to note that, using the value of h_ rE created during the last 72 hour interval and knowing the amount of time in which the oven ran away, the temperature of the oven could be calculated using Eq. 2. The lot 5 life test was extended to 300 hours to verify the 300 C maverick point of lot 3.
The dependance of the median normalized h,-,^ decay on stabilization bake temperature is also shown in Fig. 1 by lots 7
and 8 of Table III . These two lots can be compared with the lots stabilize baked at 175°C and life tested at 225°C. It is seen that increasing the stabilization bake temperature decreases the severity of h^p decay during accelerated temperature stressing.
All the transistors used in this study were stabilize baked for 170 hours.
The median normalized 1 V I/-.-DQ change with time and temperature for lots 1, 2, 3, 7 and 8 is shown in Fig. 2 The constant C 2 of Eq. 1 is related to the activation energy of the reaction causing h,-,,., decay For the transistors stabilize baked at 175°C, the median activation energy is 21 7 ± 1. 2 Kcal/mole or 0. 9 ± 0. 1 ev. This is in agreement with the activation energies 3 found by Dodson , but it is approximately three times higher than (6) the activation energy determined by Wallmark However,
Wallmark studied the oxidation reaction at temperatures of 125°C (9) or less, using transistors not exposed to a prebake. Ligenza v shows that the logarithmic oxidation rate can be derived by assuming that the activation energy changes linearly with extent of coverage Therefore transistors exposed to pre-bakes must exhibit higher activation energies when exposed to bakes thereafter, due to a thicker initial oxide film.
Ligenza determined that the maximum activation energy for the logarithmic rate of oxidation is 19 kcal/mole, and the logarithmic rate holds up to several minutes exposure at 250 C. The value of activation energy determined by h,-,,^ decay is 14% higher and the logarithmic rate appears to be satisfied at least up to 300 hours Step Stress
Although what appears to be oxidation of the germanium surface is the predominant failure mechanism during accelerated temperature stress, other failures are occurring which are not attributable to Step stress tests as outlined in Tables IV and V were was coming from the collector voltage supply. All of the devices on the 15V power step stress test were in negative resistance operation, while, during the 5V power step stress, negative resistance operation was just beginning at 400 mw. Curve tracing of the transistors indicate that, at the power levels attained, the devices were being operated in secondary breakdown Schafft (12) and French have shown that operation of transistors into secondary breakdown causes bulk collector to emitter shorts For operation in the negative resistance region, power and voltage levels were difficult to control. As a result, a distribution of power and voltage for each step was measured For the 15V power step stressed transistors in which the collector to emitter bulk shorting was the predominant failure mode, a median powervoltage relation to the number of failures is shown in Table VI .
Another interesting correlation was found for collector to emitter bulk shorting during the 15V power step stressing
The transistors with the highest turn on time and lowest storage time values in the initial distributions were the earliest failures During a 15V, 250 mw life test for 1000 hours, a decreasing failure rate with time was observed The catastrophic failures were again bulk collector to emitter shorts Of a total of 19 catastrophic failures out of a sample size of 400, all but one were in the upper 50% of the turn on time initial distribution and all but two were in the lower 50% of the storage time initial distribution. No such correlation to switching times was found with 5V power stressing. This might be explained by the fact that other major failure modes are working during 5V power stressing In any event, the relation of collector to emitter shorting to switching times must be subjected to further study before concrete conclusions can be drawn However, it has been found that transistors with higher frequency characteristics have (13) invariably lower secondary breakdown power ratings Parameter degradation was another failure mode occurring (4) Table IV . This was done because failures of more than 70% of the sample were taking too long
As a result, another method of comparing h,-,,-, decay was used
as shown in Fig 6 Figure 6 a shows the continuous normalized h,-,,-, decay for the temperature stressed lots 1,2, and 3 versus r sLi accumulated time on stress Figure 6b shows the normalized median h-p-p change for the power stressed lots 9, 10, and 11 versus accumulated time on stress It is seen that h FE changes during 5V power step stressing occur in three separate modes
The first is an initial increase indicating that applied 5V power of less than 300 mw does not create an effective temperature at the emitter junction up to 175 C (stabilization bake temperature).
In the final steps, junction shorting and lead wire melting predominate
In the middle, the region of continuous hp-p decay appears similar to the temperature stressed h-,,-, decay However, 1.^,-,-,^ behaves decreased by an average of 65%, 5V power stressing showed an average increase of 15V Ip B Q of 250%, but temperature step stressing showed 15V I/-.-DQ increasing by a factor of more than two orders of magnitude. It might then appear that the continuous h-pp decay occurring during power stressing is not due to the same mechanism as the decay during temperature stressing This is shown not to be the case by the data of Fig. 7 and Table VII .
The comparison of a sample of 400 transistors life tested during 1000 hours of 5V, 400 mw constant power with a temperature life tested sample (lot 7) is shown in Fig. 7 Both lots were stabilize baked at 150°C for 170 hours It is seen that the h^,-Jb iii decay during 5V, 400 mw life testing is of the same form as the 225 C life testing, but that the temperature at the emitter junction generated by 400 mw is somewhere less than 225 C. Table VII shows that, for a 50% decrease of h-,,.,, the increase r EJ of 5 V ITP-DQ is comparable, but the change in Ip-DQ is significantly different. These data lead to the conclusion that the reverse field at the collector junction causes a different type of Ip-DQ change than a pure temperature stress would cause The 15V power step stressing of Table V exceeding the maximum temperature rating of the device, the effect of subsequent oxidation on parameter change is negligible within temperature ratings For example, we see from Eq. 2 that it will 3 take more than 10 years before a 1% decrease in h,-,,-, due to oxidation is observed for PNP transistors stabilize baked at 175 C Increases of h^,-, much greater than 1% are usually observed for PNP devices life tested at 100°C. 
